Kindle Price: £52.55

Save £22.44 (30%)

includes VAT*
* Unlike print books, digital books are subject to VAT.

These promotions will be applied to this item:

Some promotions may be combined; others are not eligible to be combined with other offers. For details, please see the Terms & Conditions associated with these promotions.

Deliver to your Kindle or other device

Deliver to your Kindle or other device

Constraining Designs for Synthesis and Timing Analysis: A Practical Guide to Synopsys Design Constraints (SDC) by [Gangadharan, Sridhar, Churiwala, Sanjay]
Kindle App Ad

Constraining Designs for Synthesis and Timing Analysis: A Practical Guide to Synopsys Design Constraints (SDC) 2013 Edition, Kindle Edition

See all 5 formats and editions Hide other formats and editions
Amazon Price
New from Used from
Kindle Edition

Kindle Monthly Deal
Browse a new selection of discounted Kindle Books each month. Shop now

Product description

From the Back Cover

This book serves as a hands-on guide to timing constraints in integrated circuit design. Readers will learn to maximize performance of their IC designs, by specifying timing requirements correctly. Coverage includes key aspects of the design flow impacted by timing constraints, including synthesis, static timing analysis and placement and routing. Concepts needed for specifying timing requirements are explained in detail and then applied to specific stages in the design flow, all within the context of Synopsys Design Constraints (SDC), the industry-leading format for specifying constraints.

- Provides a hands-on guide to synthesis and timing analysis, using Synopsys Design Constraints (SDC), the industry-leading format for specifying constraints;

- Includes key topics of interest to a synthesis, static timing analysis or place and route engineer;

- Explains which constraints command to use for ease of maintenance and reuse, given several options possible to achieve the same effect on timing;

- Explains fundamental concepts and provides exact command syntax.

About the Author

Sanjay Churiwala is an Electronics Engineer from IIT Kharagpur, with two decades of experience in EDA and VLSI. His interest areas include rule checking, synthesis, simulation, STA, Power and Clock Domain Crossings and Synchronization. He currently works at Hyderabad office of Xilinx. Sridhar Gangadharan is a Senior Product Engineering Director for Timing Constraints Analysis and SpyGlass RTL Analysis Products at Atrenta. He has over 20 years of experience in the electronic design automation industry. His interest areas include RTL verification, timing closure, delay calculation and memory compilers. He holds a Bachelors degree in Computer Science and Engineering from Indian Institute of Technology in Delhi. He is based in San Jose, CA.

Product details

  • Format: Kindle Edition
  • File Size: 3216 KB
  • Print Length: 258 pages
  • Publisher: Springer; 2013 edition (8 July 2014)
  • Sold by: Amazon Media EU S.à r.l.
  • Language: English
  • Text-to-Speech: Enabled
  • X-Ray:
  • Word Wise: Not Enabled
  • Enhanced Typesetting: Enabled
  • Average Customer Review: Be the first to review this item
  • Amazon Bestsellers Rank: #2,109,514 Paid in Kindle Store (See Top 100 Paid in Kindle Store)
  • Would you like to tell us about a lower price?

Customer reviews

There are no customer reviews yet.
Share your thoughts with other customers

Most helpful customer reviews on 3.4 out of 5 stars 3 reviews
Amazon Customer
1.0 out of 5 starsI was very disappointed with this book
1 March 2016 - Published on
Verified Purchase
3 people found this helpful.
5.0 out of 5 starsGood book
1 June 2017 - Published on
Satrajit Pal
4.0 out of 5 starsThe go-to handbook for Synopsys Design Constraints
17 July 2015 - Published on
3 people found this helpful.
click to open popover

Where's My Stuff?

Delivery and Returns

Need Help?