![]() Trade In this Item for up to £0.60
Trade in The Designer's Guide to VHDL for an Amazon.co.uk gift card of up to £0.60, which you can then spend on millions of items across the site. Trade-in values may vary (terms apply). Learn more
|
|
There is a newer edition of this item:
|
Product details
Would you like to update product info or give feedback on images?
|
I learnt VHDL using this book (bought from Amazon) and use VHDL every day now.
It is a comprehensive guide to VHDL, but is easy to read and mainly avoids jargon. So it is of benefit both to beginners to VHDL, and to people who've used it on a daily basis for the last x years.
The only criticism is that it does not attempt to describe the standard libraries.
This book is really good at explaining the 'mechanics' of VHDL programming. It is an out growth of Peter's "Intro to VHDL" paper that was published on the web and it sort of shows. I really like the depth that it goes into, I wish it had the standard libraries in the appendix. (it doesn't) However, until getting Ashendon's book, all other VHDL texts were pretty opaque.
The only thing this book does not have is a treatment of logic 'inference.' Since all VHDL compilers today "infer" (a fancy way of saying "guess") what logic would be able to implement a behavior, not understanding how those compilers guess makes it possible to write syntactically clean VHDL that doesn't synthesize any logic. To get a better handle on inference I'd recommend "HDL Chip Design" by Smith.